JUN 2 5 2004 =

PATENT APPLICATION Docket No. 2522-026 Client No. AW8116US

N THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s):

Ji-Young KIM and Hyoung-Sub KIM

Conf. No.

7198

Serial No.:

10/649,262

Examiner:

Not yet assigned

Filing Date:

August 26, 2003

Group Art Unit:

2812

Title:

INTEGRATION METHOD OF A SEMICONDUCTOR DEVICE HAVING A

RECESSED GATE ELECTRODE

INFORMATION DISCLOSURE CITATION FORM PTO-1449 (Modified)

U.S. PATENT DOCUMENTS

Exam		Document	Issue			Sub
<u>Init</u>	<u>Ref</u>	<u>Number</u>	<u>Date</u>	<u>Name</u>	<u>Class</u>	Class
wi	<u>· </u>	6,063,669	May 16, 2000	Takaishi	1	1
wil		US 2003/0003651 A1	January 2, 2003	Divakaruni, et al.	j	- 1
we		US 2003/0011032 A1	January 16, 2003	Umebayashi	- 1	J

Examiner: WLL

Date Considered: 5/11/08

PATENT APPLICATION

In re application of:

Ji-Young Kim and Hyoung-Sub Kim

Serial No.

Not yet assigned

Examiner:

Not yet assigned

Filed:

August 25, 2003

Group Art Unit:

Not yet Assigned

For:

INTEGRATION METHOD OF A SEMICONDUCTOR DEVICE HAVING A

RECESSED GATE ELECTRODE

INFORMATION DISCLOSURE CITATION FORM PTO-1449 (Modified)

U.S. PATENT DOCUMENTS

Exam <u>Init</u> <u>Ref</u> Document Number

Issue Date

<u>Name</u>

Class

Sub Class

6,063,669

5/16/2000

Takaishi

FOREIGN PATENT DOCUMENTS

Exam <u>Init</u>

Ref

Ref

Document Number

Publication

Date

Country

Name

OTHER DOCUMENTS

Exam

<u>Init</u>

Author, Title, Date, Pertinent Pages, Etc.)

Examiner: With Lingship

Date Considered: 5111/05